Skip to content
The board
Internship
Design

Intern - Digital IP Design Engineer, DRAM

Micron

Hours
Full time
Where
Boise, ID - Main Site
Posted
Aug 24

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

At Micron Technology, we transform how the world uses information to enrich life for all. The DRAM IP Development (IPDEV) team develops critical digital IP solutions that enable next-generation AI, mobile, client, data center, and graphics memory products.

What you'd do

  • Support the design, development, and verification of digital IP circuits for next-generation DRAM products using RTL-to-GDS methodologies.
  • Perform circuit analysis across process, voltage, and temperature (PVT) corners to evaluate performance, quality, and reliability.
  • Develop automation scripts and leverage Agentic AI, AI-Assisted tools, or Code Assist solutions to improve engineering productivity and design quality.
  • Collaborate with multi-functional engineering teams on design implementation, verification, and silicon validation activities.
  • Present technical findings, project results, and recommendations to engineering leadership and key customers.Minimum Qualifications
  • Currently pursuing a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Semiconductor Engineering, or a related STEM field.
  • Completed coursework in CMOS Digital Circuits, SystemVerilog/UVM, and Static Timing Analysis (STA).
  • Experience with at least one programming language such as Python, Perl, TCL, MATLAB, or equivalent.
  • Demonstrated analytical and problem-solving skills through academic, research, or project experience.
  • Effective written and verbal communication skills with the ability to work in a collaborative team environment.Preferred Qualifications
Starts
2026-08-24